Trying to preserve other peoples code

2026-05-23 | original

read original get GitHub Copilot Subscription → more articles

Why This Matters

The CRC Generator tool streamlines the creation of CRC code for Verilog and VHDL, enabling developers to efficiently generate hardware descriptions for data integrity checks across a wide range of data and polynomial widths. Its cross-platform compatibility and flexible input options make it a valuable resource for hardware designers aiming to preserve and adapt legacy code or implement new CRC solutions. This advancement simplifies hardware design workflows and promotes code reuse in the industry.

Key Takeaways

Supports CRC code generation for data widths and polynomial widths up to 1024 bits.
Enables preservation and adaptation of legacy CRC code across different hardware descriptions.
Provides a cross-platform command-line tool for efficient hardware design and verification.

CRC Generator for Verilog or VHDL

Description

CRC Generator is a command-line application that generates Verilog or VHDL code for CRC of any data width between 1 and 1024 and polynomial width between 1 and 1024. The code is written in C and is cross-platform compatible.

Build

To build on linux using gcc:

g++ -o crc_gen crc_gen.cpp

Usage

Invoke the tool via command line:

./crc_gen [language] [data_width] [poly_width] [poly_string]

Options:

... continue reading

Explore topics: verilog vhdl crc ethernet verilog