Vectorization of Verilog Designs and its Effects on Verification and Synthesis
(news.ycombinator.com)
1.
2.
SUS Lang: The SUS Hardware Description Language
(news.ycombinator.com)