XLS: Accelerated HW Synthesis
(news.ycombinator.com)
1.
2.
Trying to preserve other peoples code
(news.ycombinator.com)
3.
I designed a nibble-oriented CPU in Verilog to build a scientific calculator
(news.ycombinator.com)
4.
Circuit-level PDP-11/34 emulator
(news.ycombinator.com)
5.
A Verilog to Factorio Compiler and Simulator (Working RISC-V CPU)
(news.ycombinator.com)
6.
Vectorization of Verilog Designs and its Effects on Verification and Synthesis
(news.ycombinator.com)
7.
SUS Lang: The SUS Hardware Description Language
(news.ycombinator.com)
Today's top topics:
openai
anthropic
apple
ai safety
google
ios 27
dario amodei
iphone 18 pro
nvidia
microsoft