AMD's Mike Clark details Zen 6 and Zen 6c core architecture differences
In an interview at AMD In-Depth, Zen architect Mike Clark discussed the upcoming Zen 6 and Zen 6c core designs, explaining that the denser Zen 6c variant now serves as AMD's top performance core rather than just an area-optimized version. Clark noted this version includes a full 4MB of L3 cache per core, supporting 32 cores and 128MB of total L3 cache, along with a larger vector scheduler compared to previous generations.
GoKawiil's interpretation of the reporting above, not reported fact.
The shift suggests AMD is blurring the traditional distinction between its high-frequency and dense core designs, potentially allowing the denser cores to deliver higher IPC rather than simply saving die area. This could signal a broader strategy shift in how AMD balances performance and efficiency across future server and client chip lineups.
- Zen 6c is now positioned as AMD's top-performance core, not just a space-saving variant.
- The design includes 32 cores with 128MB of L3 cache and 4MB L3 per core.
- AMD increased the vector scheduler size in Zen 6c compared to earlier core designs.
AMD Ryzen 9000 Series Processor — If you're following AMD's Zen architecture roadmap discussed in this interview, the current Ryzen 9000 series processors are the latest shipping Zen 5 chips you can actually buy today. They're a great way to experience AMD's core design philosophy firsthand while waiting for Zen 6 to arrive.
See AMD Ryzen 9000 Series Processor on Amazon → Affiliate link — we may earn a commission on purchases, at no extra cost to you. Product picked by AI based on this article; it is not a tested recommendation.Source: chipsandcheese.com — George Cozma, 2026-11-12
Published there as: “Talking Zen 6 with Mike Clark at AMD In-Depth”
Read the original report → The summary and analysis above are GoKawiil's own, written from reporting by the source above. Facts and quotes belong to the original publisher.