GoKawiil
Tech News
Cadence announced Maestro, a set of domain-specialized AI models built for its chip-design AI agents, claiming up to 30% better results and up to 5x token efficiency versus general-purpose models. Early access is slated for select customers in Q4 2026, with deployment options including Cadence's cloud, public clouds, or on-premises systems, plus post-training on customers' own proprietary data.
According to this week's Tom's Hardware Premium roundup, Tencent has signed a five-year, $7 billion deal to lease high-performance AI chips from Oracle, with the per-hour rate roughly 43% cheaper than leasing an Nvidia H100 on a one-year contract. No specific chip model was confirmed, though the deal's scale and pricing suggest Hopper-class GPUs. Separately, Synopsys and OpenAI unveiled 'GPT-Synopsys,' an AI model combining Synopsys' chip design IP and EDA tools with OpenAI's LLM capabilities.
OpenAI and Synopsys have entered a multi-year partnership to develop GPT-Synopsys, a specialized AI model aimed at automating and enhancing semiconductor design using Synopsys's EDA software. The initiative involves licensing Synopsys's tools for development on OpenAI's infrastructure, with plans for a joint product release and revenue sharing, though no timeline or pricing details have been announced.
Tom's Hardware Premium is extending free access to its AI Chip Design Week series until Monday, October 5. The coverage includes an unredacted interview with OpenAI hardware VP Richard Ho about the Broadcom-co-developed Jalapeño inference chip, primers on AI's role in chip design, vendor tool breakdowns including Synopsys' new 'Autopilot' platform for AgentEngineer, and a report on IP security risks featuring academics Domenec Forte and Simon Moore.
Amazon and Synopsys announced a multi-year agreement worth more than a billion dollars to deepen collaboration on AI chip design. Amazon will license Synopsys' IP and expand use of its electronic design automation software, while Synopsys will optimize its tools for Amazon's Trainium and Graviton chips and adopt AWS cloud and Bedrock services for its own development.
Synopsys this week unveiled AgentEngineer, a suite of AI agents capable of verifying, implementing and planning chip designs, saying over 50 customers are already testing it ahead of general availability by year-end. Rivals are moving similarly: Cognichip's ACI platform generates specifications and RTL automatically, Empyrean Technology says an AI agent cut a circuit layout task from four weeks to one, and OpenAI says its models helped Broadcom design the Jalapeño inference chip in nine months.
OpenAI and Synopsys announced a multi-year strategic partnership to jointly develop GPT-Synopsys, a specialized AI model built to operate Synopsys' electronic design automation tools for semiconductor workflows. The deal includes OpenAI licensing Synopsys' EDA tools, shared R&D, a revenue-sharing arrangement, and joint go-to-market plans to sell the model to customers globally.
Cadence, Synopsys and Siemens EDA each announced upgraded AI agents for chip design in 2026, with Cadence claiming 'bounded Level 5' autonomy for its ChipStack agent and Synopsys claiming L5 capabilities for its AgentEngineer long-horizon agents. Siemens added 'self-verifying' loops to its Fuse EDA agent, while rival Empyrean's chairman said its tool cut a layout task from four weeks to one. Most performance figures come from the vendors themselves or their customers, often with 'up to' or 'early evaluation' qualifiers, and only AMD has publicly endorsed Synopsys's results without independent analysis.
Synopsys introduced AgentEngineer, a set of AI agents built on its Autopilot Platform aimed at automating chip design tasks across six areas including verification, implementation, and analog/mixed-signal design. The company says over 50 customer engagements are underway and plans general availability by the end of 2026, following earlier agentic AI demonstrations with Nvidia and Microsoft at DAC in July.