GoKawiilCadence, Synopsys and Siemens tout higher autonomy levels for chip-design AI agents
Cadence, Synopsys and Siemens EDA each announced upgraded AI agents for chip design in 2026, with Cadence claiming 'bounded Level 5' autonomy for its ChipStack agent and Synopsys claiming L5 capabilities for its AgentEngineer long-horizon agents. Siemens added 'self-verifying' loops to its Fuse EDA agent, while rival Empyrean's chairman said its tool cut a layout task from four weeks to one. Most performance figures come from the vendors themselves or their customers, often with 'up to' or 'early evaluation' qualifiers, and only AMD has publicly endorsed Synopsys's results without independent analysis.
GoKawiil's interpretation of the reporting above, not reported fact.
The lack of standardized benchmarks means comparisons between vendors' autonomy claims are difficult to verify, suggesting the industry may be relying on marketing-driven metrics rather than consistent measurement standards. This could make it harder for chipmakers to evaluate which tools genuinely reduce design time versus which simply report favorable figures. As these agents move toward greater autonomy, unverified vendor claims may shape purchasing decisions before independent validation catches up.
- Cadence, Synopsys and Siemens EDA each unveiled more autonomous AI chip-design agents in 2026.
- Cadence claims 'bounded Level 5' autonomy while Synopsys claims full L5 for long-horizon agents.
- Most speed and autonomy claims come from vendors or customers with limited independent verification, such as AMD's endorsement of Synopsys.
Source: tomshardware.com — Shane Downing, 2026-09-30
Published there as: “The state of agentic AI in chip design tools in 2026”
Read the original report → The summary and analysis above are GoKawiil's own, written from reporting by the source above. Facts and quotes belong to the original publisher.