Verilog

Google open-sources XLS, a high-level synthesis toolchain for hardware design

Google has released XLS, an Apache 2.0-licensed toolchain that converts high-level functional descriptions into synthesizable Verilog and SystemVerilog hardware designs. The tool lets engineers write logic once and run it both as native host software and as generated hardware, with correctness guarantees ensuring the two versions behave identically.