Tech News
← Home  ·  All topics

Electronic Design Automation

1 GoKawiil brief on this topic

OpenAI says AI-assisted design cut Jalapeño chip's RTL-to-tapeout time to nine months

OpenAI head of hardware Richard Ho said the company's Jalapeño ASIC went from initial RTL design to tapeout in roughly nine months, with total concept-to-reveal time under two years. Ho said the chip was built from scratch using OpenAI's own internal AI models, including its Codex coding platform, alongside standard EDA tools, and that other engineering teams have been asking how OpenAI achieved the pace.