Skip to content
Tech News
← Back to articles

Micron outlines wafer bonding, High-NA EUV roadmap for future DRAM nodes

read original get Crucial DDR5 Desktop Memory → more articles
GoKawiil Brief

Micron has dropped 4F2 memory cells from its roadmap and instead plans to introduce wafer bonding starting with its 1ε DRAM process, following the 1δ node due for volume production in late 2027. For later nodes, codenamed zeta angstrom and eta angstrom, Micron says it will adopt High-NA EUV lithography and new materials to keep shrinking DRAM cells. CTO Scott DeBoer said the company is also developing 3D DRAM alongside new memory types like vertical HBM and vertical edge inference memory for direct integration atop processors.

Why It Matters

GoKawiil's interpretation of the reporting above, not reported fact.

The shift suggests Micron sees conventional DRAM scaling approaching physical limits, pushing it toward costlier manufacturing techniques to stay competitive with rivals targeting smaller transistors by decade's end. Adopting High-NA EUV and wafer bonding could raise production costs significantly, which may affect memory pricing as AI demand strains supply. The emphasis on AI-optimized memory like vHBM and vEIM indicates Micron is positioning its roadmap around processor-integrated memory for AI workloads rather than traditional DRAM scaling alone.

Key Takeaways
Worth a Look

Crucial DDR5 Desktop Memory — Micron's Crucial brand puts its cutting-edge DRAM innovations directly into consumer hands, making it a great way to see the fruits of this R&D firsthand. Upgrading to Crucial DDR5 memory gives your system a tangible speed boost while supporting the same company pioneering wafer bonding and High-NA EUV for future chips.

See Crucial DDR5 Desktop Memory on Amazon → Affiliate link — we may earn a commission on purchases, at no extra cost to you. Product picked by AI based on this article; it is not a tested recommendation.

Source: tomshardware.com — Anton Shilov, 2026-10-26

Published there as: “Micron plans to use wafer bonding and High-NA EUV for next-gen DRAM”

Read the original report → The summary and analysis above are GoKawiil's own, written from reporting by the source above. Facts and quotes belong to the original publisher.